

Refine Search

Search Results -

Term	Documents
ALL	86
ALLS	103
MICRO	122818
MICROES	0
MICROS	350
MICROE	51
DIFFERENT	932130
DIFFERENTS	69
DECODE\$3	0
DECODE	48
DECODEAGE	1
((((DECODE\$3 AND (PARALLEL\$7 OR CONCURRENT\$4 OR SIMULTANEOUS\$3)) AND (EXECUT\$5 OR PROCESS\$4) NEAR15 (SPECIAL\$5 OR ALL OR GENERAL\$4) NEAR15 (INSTRUCTION\$1 OR COMMAND\$1 OR MICRO NEAR1 INSTRUCTION\$1 OR COD\$3 OR OPCOD\$3) AND (FAST\$3 OR SLOW\$2 OR HIGH\$4 OR LOW\$3 OR DIFFERENT) NEAR5 (SPEED\$1 OR RATE\$1) NEAR45 (DATABUS\$3 OR BUS\$3 OR CHANNEL\$1 OR PATH\$1 OR DATAPATH\$1 OR CONNECTION\$1 OR LINK\$3)).CLM.).PGPB.	0

There are more results than shown above. [Click here to view the entire set.](#)

Database:

US Pre-Grant Publication Full-Text Database

US Patents Full-Text Database

US OCR Full-Text Database

EPO Abstracts Database

JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L29

Refine Search

Recall Text 

Clear

Interrupt

Search History

DATE: Thursday, September 21, 2006 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L29</u> ((decod\$3 and (parallel\$7 or concurrent\$4 or simultaneous\$3)) and (execut\$5 or process\$4) near15 (special\$5 or all or general\$4) near15 (instruction\$1 or command\$1 or micro near1 instruction\$1 or cod\$3 or opcode\$3) and (fast\$3 or slow\$2 or high\$4 or low\$3 or different) near5 (speed\$1 or rate\$1) near45 (databus\$3 or bus\$3 or channel\$1 or path\$1 or datapath\$1 or connection\$1 or link\$3)).clm.	0	<u>L29</u>
<u>L28</u> ((decod\$3 and (parallel\$7 or concurrent\$4 or simultaneous\$3)) and (execut\$5 or process\$4) near7 (special\$5 or all or general\$4) near8 (instruction\$1 or command\$1 or micro near1 instruction\$1 or cod\$3 or opcode\$3) and (fast\$3 or slow\$2 or high\$4 or low\$3 or different) near5 (speed\$1 or rate\$1) near45 (databus\$3 or bus\$3 or channel\$1 or path\$1 or datapath\$1 or connection\$1 or link\$3)).clm.	0	<u>L28</u>
<u>L27</u> ((execut\$5 or process\$4) near7 (special\$5 or all or general\$4) near8 (instruction\$1 or command\$1 or micro near1 instruction\$1 or cod\$3 or opcode\$3) and (fast\$3 or slow\$2 or high\$4 or low\$3 or different) near5 (speed\$1 or rate\$1) near45 (databus\$3 or bus\$3 or channel\$1 or path\$1 or datapath\$1 or connection\$1 or link\$3)).clm.	5	<u>L27</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>		
<u>L26</u> 15 and 112	8	<u>L26</u>
<u>L25</u> 15 and 111	7	<u>L25</u>
<u>L24</u> 15 and 110	0	<u>L24</u>
<u>L23</u> 15 and 19	1	<u>L23</u>
<u>L22</u> 15 and 18	18	<u>L22</u>
<u>L21</u> 15 and 17	228	<u>L21</u>
<u>L20</u> 15 and 16	308	<u>L20</u>
<u>L19</u> 13 and 112	9	<u>L19</u>
<u>L18</u> 13 and 111	12	<u>L18</u>
<u>L17</u> 13 and 110	1	<u>L17</u>
<u>L16</u> 13 and 19	2	<u>L16</u>
<u>L15</u> 13 and 18	22	<u>L15</u>
<u>L14</u> 13 and 17	290	<u>L14</u>
<u>L13</u> 13 and 16	380	<u>L13</u>
<u>L12</u> (713/322,323)[CCLS]	1479	<u>L12</u>
<u>L11</u> (709/232, 233)![CCLS]	1448	<u>L11</u>
<u>L10</u> (370/230)![CCLS]	1501	<u>L10</u>
<u>L9</u> (710/60)![CCLS]	350	<u>L9</u>
<u>L8</u> (712/245-248)[CCLS]	799	<u>L8</u>

<u>L7</u>	(712/12-226)[CCLS]	9166	<u>L7</u>
<u>L6</u>	(712/2-300)[CCLS]	12602	<u>L6</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L5</u>	L4 and l3	1960	<u>L5</u>
<u>L4</u>	(activat\$4 or deactivat\$4 or disabl\$7 or enabl\$7 or "off" or stall\$5 or inhibit\$3 or halt\$3) near5 (execut\$3 or process\$3)	529917	<u>L4</u>
<u>L3</u>	l1 and L2	3521	<u>L3</u>
	(fast\$3 or slow\$2 or high\$4 or low\$3 or different) near5 (speed\$1 or rate\$1)		
<u>L2</u>	near45 (databus\$3 or bus\$3 or channel\$1 or path\$1 or datapath\$1 or connection\$1 or link\$3)	188620	<u>L2</u>
	(execut\$5 or process\$4) near7 (special\$5 or all or general\$4) near8		
<u>L1</u>	(instruction\$1 or command\$1 or micro near1 instruction\$1 or cod\$3 or opcod\$3)	35502	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

AbstractPlus

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[View Search Results](#)

e-mail

Access this document



Full Text: PDF (270 KB)

Download this citation

Choose

Citation & Abstract

Download

ASCII Text

[Learn More](#)**Rights and Permissions**[Learn More](#)

Programmable and automatically-adjustable sense-amplifier activation scheme reset address-driven decoding scheme for high-speed reusable SRAM core

Suzuki, T. Nakahara, S. Iwahashi, S. Higeta, K. Kanetani, K. Nambu, H. Yoshida, M. Yamaguchi, K.
Device Dev. Center, Hitachi Ltd., Tokyo, Japan

This paper appears in: VLSI Circuits Digest of Technical Papers, 2002, Symposium on

Publication Date: 13-15 June 2002

On page(s): 44 - 45

Number of Pages: xiii+338

ISSN:

INSPEC Accession Number: 7432187

Digital Object Identifier: 10.1109/VLSIC.2002.1015039

Posted online: 2002-08-07 00:43:21.0

Abstract

Describes novel schemes developed to meet the demand for a reusable embedded SRAM core for application to a variety of applications. MRAD optimizes sense-amplifier activation timing by using the combination of a program and automatic control. MRAD reduces the overhead by reducing the fluctuation of path-to-path delay. These schemes experimentally demonstrated a wide-operation range of 1.4 V and an access time of 600 ps.

Index Terms

Indexing

Controlled Indexing

[SRAM chips](#) [application specific integrated circuits](#) [decoding](#) [delays](#) [high-speed integrated circuits](#) [integrated circuit design](#) [memory architecture](#) [reconfigurable architectures](#) [timing](#)

Non-controlled Indexing

[0.5 to 1.4 V](#) [600 ps](#) [MRAD](#) [PAS](#) [SOC design](#) [access time](#) [automatically-adjustable sense-amplifier activation scheme](#) [high-speed reusable SRAM core](#) [multi-reset address-driven decoding scheme](#) [path-to-path delay](#) [amplifier activation timing](#) [timing-overhead](#) [wide-operation range](#)

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

[View Search Results](#)

Indexed by
 INSPEC

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((((slow*, fast*, low*, high*) <near/5> (speed, rate) <and> (datapath*, link*, bus*, ..."

☒ e-mail

Your search matched 1 of 49 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)» Other Resources
(Available For Purchase)

» Top Book Results

[Low-Power CMOS Design](#)by Chandrakasan, A.; Brodersen, R. W.;
Hardcover, Edition: 1[View All 1 Result\(s\)](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract☒ view selected items[Select All](#) [Deselect All](#)

- ☐ 1. Programmable and automatically-adjustable sense-amplifier activation scheme and multi-re decoding scheme for high-speed reusable SRAM core
Suzuki, T.; Nakahara, S.; Iwahashi, S.; Higeta, K.; Kanetani, K.; Nambu, H.; Yoshida, M.; Yamaguc
[VLSI Circuits Digest of Technical Papers, 2002. Symposium on](#)
13-15 June 2002 Page(s):44 - 45
Digital Object Identifier 10.1109/VLSIC.2002.1015039
[AbstractPlus](#) | Full Text: [PDF](#) (270 KB) [IEEE CNF](#)
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

 Indexed by